High-Yield of Memory Elements from Carbon Nanotube Field-Effect
  Transistors with Atomic Layer Deposited Gate Dielectric by Rinkiö, Marcus et al.
ar
X
iv
:0
80
1.
23
59
v2
  [
co
nd
-m
at.
me
s-h
all
]  
25
 Fe
b 2
00
8
High-Yield of Memory Elements from Carbon Nanotube Field-Effect
Transistors with Atomic Layer Deposited Gate Dielectric
Marcus Rinkio¨1, Andreas Johansson1,∗, Marina Y. Zavodchikova1,2, J. Jussi Toppari1,
Albert G. Nasibulin2, Esko I. Kauppinen2, and Pa¨ivi To¨rma¨1,2
1Department of Physics, Nanoscience Center, P.O. Box 35, 40014 University of Jyva¨skyla¨, FINLAND
2Center for New Materials and Laboratory of Physics, Helsinki University of Technology, P.O. Box 1602, 02044 Espoo, FINLAND
∗E-mail: andreas.johansson@phys.jyu.fi
December 1, 2018
Carbon nanotube field-effect transistors (CNT FETs) have been proposed as possible building blocks
for future nano-electronics. But a challenge with CNT FETs is that they appear to randomly display
varying amounts of hysteresis in their transfer characteristics. The hysteresis is often attributed
to charge trapping in the dielectric layer between the nanotube and the gate. This study includes
94 CNT FET samples, providing an unprecedented basis for statistics on the hysteresis seen in five
different CNT-gate configurations. We find that the memory effect can be controlled by carefully
designing the gate dielectric in nm-thin layers. By using atomic layer depositions (ALD) of HfO2 and
TiO2 in a triple-layer configuration, we achieve the first CNT FETs with consistent and narrowly
distributed memory effects in their transfer characteristics.
The quasi-one-dimensional, nearly perfect, crystalline
structures of CNTs make them promising candidates [1,
2, 3, 4] to extend the down-scaling of electronic compo-
nents beyond the limitations of present Si-based tech-
nology. Featuring either semiconducting or metallic
transport properties, they can in principle replace both
active components as well as their interconnects. It was
suggested that CNT-based devices could be mounted
with an integration level of up to 1012 cm−2[5], which
is about 4 orders of magnitude higher density than in
current technology. Field-effect transistors have been
made out of CNTs with impressive device parameters,
e.g. subthreshold slopes close to 60 mV/decade [6], and
carrier mobilities of up to 9000 cm2/Vs [7]. But there
are many challenges with incorporating CNTs into logic
devices, such as being able to separate the semiconduct-
ing CNTs from the metallic ones, or to control their
placement with nanometer accuracy. Another challenge
with CNT FETs is that often they display some de-
gree of hysteresis in their transfer characteristics. For
a CNT FET this is an unwanted feature, rendering it
unpredictable in its output, and it has motivated sev-
eral studies to find ways to prevent or remove these
tendencies [6, 8, 9, 10, 11]. On the other hand, the
presence of hysteresis opens up the possibility to utilize
the device as a memory element instead. This has been
pointed out by several studies [7, 12, 13, 14, 15, 16],
demonstrating CNT FETs with ON and OFF states
which are well separated and addressable with positive
or negative gate voltage pulses. However, the challenge
is to be able to control the presence of hysteresis, which
so far has been reported as a more or less random prop-
erty among the studied CNT FETs [13, 15, 17]. In this
letter, we use Hf-based ALD-grown gate dielectric to
control hysteresis and achieve a 100 % yield in memory
effect, as well as study the origin of the hysteresis in
our devices. This is to our knowledge the first report
on CNT FETs featuring consistent memory effects.
Several different models have been suggested to ex-
plain the hysteresis in the transfer characteristics of a
CNT FET. First it was pointed out that, especially
for CNT FETs with a gate insulator of SiO2, it may
have the same origin as the hysteresis sometimes seen
in conventional Si-MOSFETs [7, 12, 15]. There it was
shown that mobile ions or charges within the SiO2 layer
could relocate in response to the applied gate voltage,
and as a result modify the local electric field sensed by
the charge carriers in the conduction channel. But this
is not the only proposed mechanism. It has also been
suggested [7, 18, 19] that the charge traps may not be
mobile, but located stationary in the near vicinity of
the CNT. An applied gate voltage could then assist in
filling or emptying the charge traps with charge carri-
ers moving in the CNT, which in turn screens the ap-
plied electric field and causes hysteresis to appear in the
gate voltage response. Yet another possibility is that
surface chemistry plays an important role. E.g. wa-
ter molecules adhered to the surface have been shown
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[8, 10] to give a large contribution to the hysteresis of
some CNT FETs. A fourth model suggests that de-
fects in the nanotube itself could provide charging cen-
ters, which can be filled or emptied in response to the
gate modulation. A charging center in this case may
be a carbon atom substituted with a different atom or
molecule, which can donate or accept electrons from
the conduction channel.
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Figure 1: AFM image of a typical device, cover-
ing an area of 1 µm2. The SWCNT is resting on the
dielectric layer, and have source and drain electrodes
of Pd deposited on top with a spacing of 260 nm. The
measurement setup is schematically drawn with volt-
age applied to the Si wafer, acting as a backgate, and
voltage applied between the drain and source electrodes
while measuring the the current response through the
CNT.
This study includes in total 94 SWCNT FETs with
varying gate insulator, which by far exceeds the num-
ber of samples included in earlier studies of hysteresis
in CNT FETs [7, 8, 12, 15, 10, 14, 18, 19]. An atomic
force microscope (AFM) image of a typical sample is
shown in Fig. 1. The samples were built in a bottom-
up approach, described in detail in the Methods section
and ref. [20]. A schematic of the measurement setup
is drawn in Fig. 1. Measurements were carried out at
ambient conditions, and are described in the Methods
section. 17 of the 94 samples had the backgate cov-
ered with ALD of Al2O3 (nominal thickness: 20 nm),
14 with an ALD of HfO2 (20 nm), 11 with an ALD
of HfO2-TiO2-HfO2 (40-0.5-3 nm), 27 with an ALD of
HfO2-TiO2-HfO2 (40-0.5-1 nm), and the remaining 25
with thermally grown SiO2 (300 nm).
The focus of this study is on the appearance of hys-
teresis in the transfer characteristics of our CNT FETs.
A typical example is shown in Fig. 2a for a SWCNT
resting on a backgate dielectric of 20 nm thick HfO2
with 10 mV applied between the drain and source elec-
trodes. Most SWCNT FETs displayed typical unipolar
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Figure 2: Memory effect in CNT FET. a, Drain
current versus backgate voltage for a typical SWCNT
FET with a gate dielectric of HfO2. The arrows mark
the scan direction within the loop. The hysteresis gap is
given by the difference in threshold voltage between the
reverse and the forward scan direction. b, Demonstra-
tion of its memory function. The upper pane displays
the voltage applied to the back gate as a function of
time. The lower pane shows how the current response
through the CNT switches to an ON state or an OFF
state in response to a positive or negative voltage pulse
on the backgate, respectively.
p-type behavior [25, 26], with strongly suppressed con-
ductance at positive gate voltages and a transition into
a highly conducting state at negative gate voltages. A
few devices showed ambipolar dependence with a some-
what increased conductance at high positive backgate
voltages, which has been attributed to semiconducting
nanotubes with a small bandgap [27, 28]. Upon scan-
ning the backgate voltage back and forth, the threshold
voltage attains in some, but not all, of the CNT FETs a
higher value for the reverse sweep than for the forward
sweep, resulting in a highly reproducible hysteresis loop
with different conductance values at zero backgate volt-
age depending on the sweep direction. In Fig. 2b it is
demonstrated how the current response of such a CNT
FET can be switched between the two states by send-
ing either a positive or negative voltage pulse to the
backgate.
All mass-fabricated electronic devices have a natu-
ral variation of characteristic parameters, which is ac-
ceptable as long as the parameter distribution is narrow
enough not to interfere with its intended function. The
large number of devices in this study allows us to esti-
mate the distribution of hysteresis response seen for dif-
fering gate dielectrics. We quantify the memory effect
in each device in terms of the shift in threshold voltage,
called the hysteresis gap (see Fig. 2a). This measure re-
lates directly to the reconfiguration of charges trapped
in the close vicinity of the SWCNT, and is sensitive to
the gate voltage scan rate, the scan range, as well as the
hold time at the turning points of the scanning inter-
val before starting the next scan. While the scan rate
was kept at 10 mV/s and the hold time at the turning
points was close to 1 second throughout the study, the
gate voltage scan range was altered between the sam-
ples due to differing gate insulator thicknesses. The
samples with 300 nm thick SiO2 dielectric were mea-
sured with a gate voltage scan range of ± 10 V, while
the ALD based samples with gate insulator thicknesses
of 20–43.5 nm had gate voltage scan ranges of ± 2–3 V.
To allow comparison between these different cases, we
calculated the relative hysteresis gap, where the hys-
teresis gap is normalized by the gate scan range.
Our results are plotted in Fig. 3. Each column
represents a 5 % interval of the relative hysteresis gap
along the x-axis. We show in Fig. 3a that from 25 SiO2-
based CNT FETs, 12 devices do not exhibit hysteresis
at all. The remaining 13 display a relative hysteresis
gap almost evenly spread within the interval 30–65 %.
The result is in agreement with earlier reports [13, 15]
on SiO2-based SWCNT FETs, finding that only a frac-
tion of the produced devices show hysteresis in their
transfer characteristics. The picture is very similar in
Fig. 3b, where the SWCNT FETs have a gate dielectric
of 20 nm thick ALD grown Al2O3. 5 devices show no
hysteresis while 12 devices have their relative hysteresis
gap within the interval 25–65 %.
For the remaining three panes of Fig. 3, there is
a distinct difference in that all the fabricated devices
display a clear relative hysteresis gap. With memory
devices in mind, this translates into a 100 % fabrication
yield. In Fig. 3c, the gate dielectric is 20 nm thick ALD
grown HfO2. The 14 devices made have their relative
hysteresis gaps spread from 10 % up to 70 % of the total
gate scan range. While all CNT FETs in this set show a
memory effect, the distribution of the relative hysteresis
gaps is very wide, having a standard deviation of 22
%. The following two panes of Fig. 3 show data from
a specially designed three-layered ALD structure. It
was made in order to study the hypothesis that the
lower interface of the top most HfO2 layer plays an
important role in controlling the amount of charge traps
available. The first deposited layer is a 40 nm thick
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Figure 3: Statistics of the relative hysteresis
gap from 94 devices with varying gate dielec-
tric. Each column represents a 5 % interval of the full
scale. The gate dielectric is in a, SiO2 (300 nm), b,
Al2O3 (20 nm), c, HfO2 (20 nm), d, HfO2-TiO2-HfO2
(40-0.5-3 nm), and e, HfO2-TiO2-HfO2 (40-0.5-1 nm).
buffer layer of HfO2 with the purpose of providing a
stable dielectric which can withstand the physical stress
of sample processing. Next a 0.5 nm thick layer of TiO2
was deposited with the intent of creating an interface
to the top most layer. Finally another layer of HfO2
was deposited, with a thickness of 3 nm in Fig. 3d
and 1 nm in Fig. 3e. While the total thicknesses of
the ALD dielectrics in Figs. 3d and 3e are about twice
the thickness in Fig. 3c, the lower interface of the top
HfO2 layers are moved considerably closer to the CNT.
The resulting relative hysteresis gap distributions show
strongly decreased standard deviations of 0.09 and 0.06
for Fig. 3d and Fig. 3e, respectively. More so, the latter
pane with a top layer of only 1 nm thickness displays a
distribution of relative hysteresis gap values that closely
resemble the normal distribution. This indicates that
the distribution is not likely to change noticeably if we
were to add more samples to the study.
Our results are summarized in Table 1, displaying
Table 1: Statistics taken from data in Fig. 3,
with the lettering of gate dielectric in the first
column according to that of the panes. The
following columns display the total number of
samples, the mean relative hysteresis gap, and
its standard deviation.
gate no. of mean rel. standard
dielectric samples hyst. gap deviation
a 25 0.27 0.27
b 17 0.32 0.24
c 14 0.38 0.22
d 11 0.26 0.09
e 27 0.29 0.06
the number of samples, the mean of the relative hys-
teresis gap, and its standard deviation for each type
of gate dielectric according to the lettering in Fig. 3.
Clearly, the triple layer with thinner upper HfO2 layer
is the better choice as gate insulator when preparing
a memory storage device. More important, we show
here that memory effects in a CNT FET can be con-
trolled in ambient conditions, even without applying
any kind of surface passivation layer on to the device.
To test the influence of surface chemistry (e.g. adhered
H2O molecules) on the memory effects seen, 12 sam-
ples with the thinner triple-layer ALD dielectric were
measured in a chamber with dry nitrogen gas flow, re-
ducing the relative humidity to less than 1 %. The
relative hysteresis gap was not affected for about half
of the samples, while the other half saw a slight de-
crease. The changes in relative hysteresis gap were in
all cases less than 10%. The ON and OFF states re-
mained unaffected. It is therefore reasonable to assume
that molecules adhered to the surface play a minor role
in the memory effects seen.
The fact that changes in memory effects follow changes
in gate dielectric, with relatively narrow distributions in
two cases, discredit the model that defects in the SWC-
NTs are providing the charge traps responsible for the
hysteresis. The reason for the differences seen between
single layer dielectrics of SiO2, Al2O3 and HfO2 is dif-
ficult to discern, but may be related to differing charge
trap densities, or even types of charge defects.
Turning our attention to the rapidly narrowing dis-
tribution in hysteresis gap when going from single layer
HfO2 to a triple-layered dielectric structure, the most
significant difference in the surrounding of the CNT is
the closely located interface between the HfO2 and the
TiO2 layer. It is common knowledge that the inter-
face between two different materials may carry defects
or charge traps. An alternative explanation could be
that as the top-layer of HfO2 becomes thinner, its sur-
face becomes rougher and hosts an increasing number
of defects, e.g. oxygen vacancies. The defects may act
as charge traps and cause the increased hysteresis. But
here we would like to point out two opposing observa-
tions. First, surface defects are likely to interact with
or be screened by adhered water molecules, which then
would decrease the relative hysteresis gap in ambient
conditions. We see the opposite trend, a slight decrease
of the relative hysteresis gap in vacuum. Second, our
AFM measurements show no quantitative difference in
surface roughness between the samples with different
layer thicknesses. Here should be added though that
the AFM is working close to its limit of resolution, mea-
suring roughesses on the order of 1 nm. While mobile
charge traps also may be present within the dielectric,
and could possibly be a major contributor to memory
effects seen in the single layer dielectrics, it is reason-
able to assume on the basis of these data that moving
the lower interface of the upper HfO2 layer closer to
the CNT provides a layer of stationary charge traps
at a well calibrated distance from the CNT. It is sup-
ported by the notion that a layer of stationary charge
traps in the vicinity of the CNT will also screen the
action from mobile charge carriers, thus creating a well
defined device geometry with a narrow hysteresis gap
distribution. We therefore conclude that the most prob-
able dominating charge storage mechanism in the triple
layer structure is due to stationary charge traps at the
lower interface of the uppermost HfO2 layer, which are
filled and emptied by charge carriers in response to ap-
plication of a negative or positive gate voltage.
In summary, we have investigated 94 SWCNT FETs
with different gate insulators, giving us unprecedented
statistics on the presence of hysteresis in their trans-
fer characteristics. We find that by using a tree-layered
gate dielectric consisting of HfO2-TiO2-HfO2, all SWCNT
FETs display hysteresis with a narrow distribution of
their relative hysteresis gaps, which narrows down fur-
ther when the upper most layer is changed from 3 nm
to 1 nm. The study shows that SWCNT FETs can
be fabricated and operated in ambient conditions with-
out any surface passivation, which points towards the
dominant charge trapping mechanism being insensitive
to H2O molecules on the surface. Such layered gate
dielectric is of particular interest for memory applica-
tions, providing to our knowledge the first proven route
to 100 % yield in single CNT-based memory elements.
However, several challenges remain to be solved in or-
der to make highly integrated CNT memory cells, such
as positioning the CNTs with nm precision and provid-
ing each of them with a local, nanotube specific gate.
Methods
The samples were prepared by starting from a highly
boron-doped Si wafer which acts as a backgate. The
backgate was covered with an ALD layer of either Al2O3
(nominal thickness: 20 nm), HfO2 (20 nm), or HfO2-
TiO2-HfO2 (40-0.5-3 or 40-0.5-1 nm). All ALD depo-
sitions were done at Planar Systems Inc. (Espoo, Fin-
land), using a Planar P400A ALD deposition tool. The
idea motivating the triple-layer structure is to create,
in a controlled way, charge traps in the close vicinity of
the CNT FET [14]. The interface between two different
ALD layers may serve that purpose. We also prepared
reference samples with gate insulator of the more com-
monly used thermally grown SiO2 (300 nm). On top
of the gate insulator a matrix of alignment markers
was deposited, using e-beam lithography and metal-
lization of Pd with an adhesion layer of Ti. CNTs were
then deposited in two different ways, depending on their
origin. Our primary source was commercial SWCNTs
produced by NanoCyl S.A. (Sambreville, BELGIUM),
bought in the shape of black powder, which was sus-
pended in a solvent by ultra-sonication. A few droplets
of the nanotube suspension were then deposited onto
the sample. We also prepared, as a reference, 11 sam-
ples with SWCNTs from the Hot Wire Generator re-
actor on to substrates with the HfO2-TiO2-HfO2 (40-
0.5-1 nm) triple-layer. The Hot Wire Generator reactor
is based on the aerosol (floating catalyst) synthesis of
CNTs. Iron particles and carbon monoxide were uti-
lized as the catalyst and the carbon source, respectively
[21]. Individual CNTs were filtered out from the bun-
dled tubes in the gas phase as described in [22] and
deposited onto the sample surface at room tempera-
ture using thermophoretic precipitator [23]. In both
methods CNTs were left at random places on the sur-
face. Their locations were then mapped in relation to
the matrix of alignment markers, using an AFM. Fi-
nally, electrodes of Pd were deposited onto the ends
of the CNTs, with the help of e-beam lithography and
subsequent metallization.
All measurements in this study were carried out at
room temperature in an electrically shielded room, ei-
ther under ambient conditions or in a chamber under
dry nitrogen gas flow, which reduced the relative hu-
midity to below 1% (below the resolution of our hu-
midity sensor). Two-terminal measurements were per-
formed, with the substrate acting as a backgate. DC
measurements were used with the applied voltage given
by a home-built voltage distribution box, powered by
batteries and computer controlled via a data acquisition
card, while measuring the current response through
the nanotube. I-V characteristics and conductance re-
sponse to an applied backgate voltage was collected
from all samples. The samples with linear I-V char-
acteristics and its conductance not sensitive to an ap-
plied backgate voltage were considered to have metallic
CNTs. The study includes in total 94 semiconduct-
ing SWCNTs, featuring a clear backgate dependence.
These comprise about 82 % of all the samples made,
which is somewhat higher than the expected 67 % for
randomly picked CNT chiralities. Surprisingly, eight of
the eleven devices made with SWCNTs from the Hot
Wire Generator reactor show clear metallic behavior.
Of the three remaining semiconducting SWCNTs, one
had a malfunctioning back-gate, leaving only two CNT
FETs of this kind added to the study. As shown in
Fig. 3, these two CNT FETs do not deviate notably
in performance compared to the other 25 devices with
the same gate dielectric.
An often problematic part in CNT sample process-
ing is to achieve low contact resistance between elec-
trode and nanotube [24]. As an upper limit measure
of the contact resistances in our devices, we sampled
the total two-terminal resistances of the metallic CNTs.
These were found to be in the range of 14-160 kΩ, which
is close to the theoretical minimum resistance for SWC-
NTs of 1/2G0 = h/4e
2
≈ 6.45kΩ. Here G0 is the quan-
tum unit of conductance, e is the charge of the electron
and h is Planck’s constant.
The memory devices included in this study have so
far been subjected to slow switching frequencies of up
to 10 Hz, using typically gate voltages of ± 3 V for
ALD gated samples and ± 10 V for CNT FETs with
gate dielectric of SiO2. Some of the devices show charge
stability with no change in ON or OFF state for sev-
eral days, while others have a retention time of down
to a few hours. Durability has been tested for some
of the CNT memories, with no significant change in
ON/OFF states after switching 104 times or more. We
are currently studying these aspects, but would like to
add they should not be compared to single device char-
acteristics of state-of-the-art commercial memories be-
fore the gate configuration is changed from a backgate
to a local gate for each CNT, which may significantly
improve device characteristics. That work is also in
progress.
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